An integrated approach to behavioral-level design-for-testability using value-range and variable testability techniques
نویسندگان
چکیده
This research applies formal dataflow analysis and techniques to high-level DFT. Our proposed approach improves testability of the behavioral-level circuit description (such as in VHDL) based on propagation of the value ranges of variables through the circuit’s Control-Data Flow Graph (CDFG). The resulting testable circuit is accomplished via controllability and observability computations from these value ranges and insertion of appropriate testability enhancements, while keeping the design area-performance overhead to a minimum.
منابع مشابه
Early Prediction of Testability by Analyzing Behavioral VHDL Specifications
A behavioral testability analysis technique is proposed for early prediction of testability by analyzing behavioral specifications written in VHDL. The technique extracts functional properties by an analysis of variable range, statement hardness and dependency relation between variables of the specification. It predicts the testability for the whole design with a low computational cost. Another...
متن کاملHierarchical interfaces for hardware software systems
Competent design of hierarchical interfaces for hardware/software systems needs the convergence of three concurrent research directions: the study of hierarchy types, the intelligent communication between different domains, the formalization of verification/test. We aim to extend the theory of hierarchy types, in order to integrate communication properties as well as correctness and testability...
متن کاملA testability analysis for driving architectural synthesis
In this paper, we present a method for analyzing the testability of a circuit during the design process. Given a circuit specification, whatever the level of description from the behavioral level (initial specification) down to the Register Transfer Level (High Level Synthesis process result), the testability analysis returns values which represent the relative difficulty for computing input se...
متن کاملTestability-driven High-level Synthesis
This paper describes a new approach to integrate testability consideration into high-level synthesis. The approach is based on an iterative technique for high-level synthesis which utilizes a sequence of design-improvement transformations to generate a register-transfer level design from a VHDL behavioral specification. A testability analysis algorithm is used to analyze the intermediate result...
متن کاملOptimized synthesis techniques for testable sequential circuits
Innovative synthesis for testability strategies aim at considering testability while synthesizing a circuit, whereas conventional design for testability methods modify the design after the circuit structure is synthesized. We describe a synthesis approach that maps a behavioral FSM description into a testable gate-level structure. The term “testable” in this context, besides implying the existe...
متن کامل